

## **Reliability Testing**

The purpose of reliability testing is to ensure that products are properly designed and assembled by subjecting them to stress conditions that accelerate potential failure mechanisms. Reliability test methods are defined in many industrial standards, such as JESD 47, the main source of the methods applied in reliability testing at Winbond. In this report, reliability tests have been divided into three categories: process-related reliability tests, package-related reliability tests, and device reliability tests.

## **Process-Related Reliability Tests**

#### Early Life Failure Rate (ELFR)

The purpose of the early Life failure rate (ELFR) is to estimate the infant mortality failure rate that occurs within the first 3 years of normal device operation by accelerating infant mortality failure mechanisms. Typical stress temperature is set to 125 °C at nominal voltage (3.6 V for 3.3V FLASH; 4.6V/3.8V/1.95V for 3.3V/3.3V/1.8V DRAM). The duration is 168/96/72/16/5 hours.

## High-Temperature Operating Life Test (HTOL) (JESD22-A108)

The purpose of the high-temperature operating life (HTOL) test is to determine the reliability of

Products by accelerating thermally activated failure mechanisms by subjecting samples to extreme temperatures under biased operating conditions. The test is used to predict long-term failure rates in terms of FITs (failures in time), with one FIT representing one failure in 10<sup>9</sup> device hours. All test samples are screened directly after final electrical testing. The oven temperature for the HTOL test is 125 °C. Testing is performed with dynamic signals applied to the device, and the typical Vcc is the maximum operating voltage.

## Non-Volatile Memory Cycling Endurance (NVCE) (JESD47 and JESD22-A117)

The non-volatile memory cycling endurance test is to measure the endurance of the device in program and erase cycles. Half of the devices are cycled at room temperature (25°C), and half at high temperature (85°C). The numbers of blocks (sectors) cycled to 1k, 10k, and 100k are generally in the ratio of 100:10:1. Total cycling time is 500 hours and one-third of the cycling time is devoted to 1k, 10k, and 100k cycles count individually. For all possible failure mechanisms, such like program disturbs, gate disturbs, and program / erase ability are tested and checked on each cycle area.



## Low Temperature Retention and Read Disturb (LTDR) (JESD47 and JESD22-A117)

The NVCE devices cycled at room temperature are placed into room temperature operating life stress that sequentially performs dynamic read access on all memory address. 25°Cstress temperature is used to determine sensitivity to non-temperature accelerated retention failure mechanisms, or to mechanisms that can entirely recover at high temperature, such as the SILC mechanism. Biased life stress is performed to detect voltage-induced disturbs due to random bit accesses, in addition to unbiased data retention mechanisms which occur when a bit is not being accessed.

# High Temperature Data Retention (HTDR) (JESD47 and JESD22-A117)

The NVCE devices cycled at high temperature are placed in high-temperature retention bake with no electrical bias. Blocks or sectors cycled to 1k and 10k cycles are required to retain data for 100 hours of 125°C bake, and blocks or sectors cycled to 100k cycles must retain data for 10 hours of 125°C bake.

#### **Electrostatic Discharge (ESD) Test**

The electrostatic discharge test measures the sensitivity of each device pin to electrostatic discharges that might occur during handling. At Winbond, ESD is evaluated by using the human body model (JS-001) with C = 100 pF and R = 1.5 K to simulate discharge

through human contact.

#### Latch-Up Test

The latch-up test is a special test used with CMOS processes to detect parasitic bipolar circuits that can short the power and ground nodes when they are activated. Winbond adopts JEDEC -78 standards: The current is applied to each I/O pin in steps while the power supply current is monitored. The current into the test pin must rise to a minimum of 100 mA without latch-up occurring.

# Package-Related Reliability Tests Preconditioning

The purpose of preconditioning is to measure the resistance of surface mount devices to the storage environment at the customer site and to thermal stress created by IR reflow or vapor phase reflow. Before they undergo the temperature-humiditybias test, the temperature cycle test, the thermal shock test, the pressure cooker test or the highlyaccelerated temperature and humidity stress test, surface mount devices are subjected to preconditioning and must then pass a final electrical test. The steps of precondition for DRAM, non-volatile and logic:

Step1: Temperature Cycle Test (-65 °C /150 °C), 5 cycles.

Step 2: Bake for 24 hours at 125 °C.

Step 3: Soak for 192 hours at 30 °C/RH60%.

(for 52 hours at 60 °C/RH60%). (JEDEC LEVEL III)



Step 4: IR Reflow, 3 passes.

## High-Temperature Storage Life Test (HTSL) (JESD22-A103)

The high-temperature storage life test measures device resistance to a high temperature environment that simulates a storage environment. The stress temperature is set to 150°C to accelerate the effect of temperature on the test samples. In the test, no voltage bias is applied to the devices.

## Temperature Cycle Test (TCT) (JESD22-A104)

The purpose of temperature cycle testing is to study the effect of thermal expansion mismatch among the different components within a specific die and packaging system. The cycling test system has a cold dwell at  $-65^{\circ}$ C and a hot dwell at 150 °C, and it employs a circulating air environment to ensure rapid stabilization at a specified temperature. During temperature cycle testing, devices are inserted into the cycling test system and held at cold dwell for 15 minutes, and then the devices are heated to hot dwell for 15 minutes. One cycle includes the duration at both extreme temperatures and the two transition times. The transition period is less than one minute at 25 °C. The test duration is 200 cycles for non-volatile and logic, 500 cycles for DRAM. Samples of surface mount devices must first undergo preconditioning and pass a final electrical test prior to the temperature cycle test.

## Pressure Cooker Test (PCT) (JESD22-A102)

The pressure cooker test is an environmental test that measures device resistance to moisture penetration and the effect of galvanic corrosion. The stress conditions for the pressure cooker test employed at Winbond are 121 °C (for non-volatile, logic and for DRAM) and 100% relative humidity. The duration of the test is 168/300 hours. Samples of surface mount devices are subjected to preconditioning and a final electrical test prior to the pressure cooker test. After the pressure cooker test, the leads of the test samples are cleaned and then baked at 150 °C for 1 hour before the final electrical test.



## Highly-Accelerated Temperature and Humidity Stress Test (HAST) (JESD22-A110)

The highly accelerated temperature and humidity stress test is performed for the purpose of evaluating the reliability of non-hermetic packaged solid-state device in an environment with high humidity. It employs severe condition of temperature, humidity, and bias, which accelerate the penetration of moisture through the external protective material (encapsulated or seal) or along the interface between the external protective material and the metallic conductor, which pass through it. Samples of surface mount devices are subjected to preconditioning and a final electrical test prior to the highly-accelerated temperature and humidity stress test. The stress conditions of the HAST test employed at Winbond are 130 °C, 85% RH, 2 atm and Vdd = maximum operating voltage and pin combination bias. The duration of the test is 168 hours for nov-volatile, and logic and 300 hours for DRAM.

## **Device Reliability Tests**

#### **Electromigration (EM) Test**

Electromigration is the motion of interconnect metallization due to momentum exchange from the electron current. A convergence of metallic ion flux can lead to hillock formation, which may result in short circuits to adjacent or overlaying conductors. A divergence of the metallic ion flux can lead to void formation, which may result in open circuit failure. In the electromigration test, specially designed test structures are stressed by high-current densities and high temperature to accelerate the electro-migration process. The stress temperature is 235 °C for DRAM and FLASH process. The stress current density is about  $10^6$  Amp/cm<sup>2</sup>. A test sample is defined as a failure if its resistance variation is more than 10% of its initial resistance. Regression analysis is used to find the best fit of lognormal distribution data so as to calculate the median time-to-failure(MTF) under the stress conditions. Then, by multiplying the temperature and current acceleration factors, we can find the MTF due to electro-migration under use condition. Lifetime( $\tau$ ) is specified as  $\tau$  0.1%  $\geq$  10 years @130°C for the DRAM and FLASH process.

#### Stress Migration(SM) Test

The purpose of the test is to see if the stress cause inadmissible resistance variation. The stress temperature is 250°C and the criterion is specified as  $\Delta R < 10\%$  after 1000Hrs stress.

#### **Bias Temperature (BT) Test**

The purpose of the test is to investigate the degradation during the bias temperature stress due to ionic contamination or increased positive charge. The stress condition for the test is stressed by  $1.5 \sim 2V_{DD}$  @  $85 \sim 150^{\circ}$ C and the sample failure definition is >10% Ids. And criterion is AC lifetime should be larger than 10years @Vd=1.1V<sub>DD</sub>.



#### Hot Carrier Effect (HCE) Test

Hot carrier effects occur in most transistors when the lateral electric field in the drain depletion region or in the channel becomes so large that the major carriers in the channel gain energy from the electric field faster. These carriers may gain enough energy (1.5 eV) to impact-ionize and create hole-electron pairs, which results in a measurable substrate current consisting of carriers with opposite charge to the major carriers in the channel. If the hot carriers further gain enough energy (3-4 eV), they can overcome the  $Si-SiO_2$ barrier and be injected into the oxide layer. In the HCE test, the test MOS transistors are divided into three groups, which are DC-stressed under three different values of Vd higher than the maximum operating voltage. Three different values of Vd before Id becomes infinity as Vd increases are chosen as the three stress voltages. The gates of the test transistors are biased at the value such that Isub is the maximum value in Isub vs. Vg for NFET and the maximum value in Ig vs. Vg for PFET, repectively. The stress temperature is room temperature. A test sample is defined as a failure if the variation in  $I_{dsat}$  is more than 10% of its initial value for NFET, or the variation in Vth is more than 100mV for PFET. The lifetime  $\tau$  is specified as  $\tau AC \ge 10$  years.

#### Charge to Breakdown (QBD) Test

The purpose of the QBD test is to measure the breakdown charge density of the gate oxide. In the test, a constant current density is applied to a test sample until it breaks down. The stress current density is  $0.1 \text{ Amp/cm}^2$ . To pass the test, the breakdown charge density of a test sample must be larger than 1 Coul/cm<sup>2</sup> at weibull 63%.

#### **TDDB** Test

The oxide will only allow a finite amount of charge to pass it before it breakdown. The purpose of TDDB testing is to characterize when this breakdown occurs and to evaluate oxide lifetime. Regression analysis is used to find the best fit of Weibull distribution data so as to calculate the median time-to-failure(MTF) under the stress conditions(here is Vuse@85C/125C and normal operation conditions. The lifetime criterion is specified as  $\tau \ge 10$  year @85°C under normal operation voltage.